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Abstract— This paper presents a new tim ing analysis a lgorithm  
for efficient state space exploration during  the synthesis o f timed 
circuits or the verification o f timed systems. The source o f the com­
putational complexity in the synthesis or verification of a timed 
system is in finding the reachable timed state space. We introduce 
a new algorithm  which utilizes geometric regions to represent the 
timed state space and partially ordered sets (POSET ’s) to m in i­
mize the num ber o f regions necessary. This a lgorithm  operates on 
specifications sufficiently general to describe practical circuits, as 
well as other timed systems. The algorithm  is applied to several ex­
amples showing significant improvement in runtim e and memory 
usage.
Index Terms— Form al verification, geometric regions, partia l or­
ders, POSET  tim ing, timed asynchronous circuits.
I. INTRODUCTION
T HE FUNDAMENTAL difficulty in circuit synthesis and 
verification is controlling the state explosion problem. 
The state spaces representing reasonably sized systems are 
large even if the timing behavior of the system is not consid­
ered. The problem gets even more complex when state space 
exploration is done on timed systems. However, timed state 
space exploration is crucial to applications such as the synthesis 
and verification of timed asynchronous circuits as well as the 
verification of any system that involves real-time constraints.
A number of techniques have been proposed to deal with state 
explosion. One approach is to minimize the number of inter­
leavings due to concurrency that are explored. These techniques 
include stubborn sets [1], partial orders [2], or unfoldings [3]. 
While they have been successful, they only deal with untimed 
systems. Additionally, approaches that do not consider all inter­
leavings cannot be used for synthesis, since they do not generate 
a complete state space. Logic synthesis algorithms for timed 
asynchronous circuits require that all of the boolean states al­
lowed by the state space are found in order to create a correct 
logic implementation. If the synthesis algorithm is given an in­
complete state space, it cannot be guaranteed to generate logic 
that correctly responds to all inputs to the circuit since there may 
be reachable states that it is not aware of.
The state space of timed systems is often even larger than 
the state space of untimed systems and has been more difficult
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to reduce. The representation of the timing information has a 
huge impact on the growth of the state space. Timing behavior 
can either be modeled continuously (i.e., dense-time), where the 
timers in the system can take on any value between their lower 
and upper bounds, or discretely, where timers can only take on 
values that are multiples of a discretization constant. Discrete 
time has the advantage that the timing analysis technique is sim­
pler and implicit techniques can be easily applied to improve 
performance [4], [5]. However, the state space explodes if the 
delay ranges are large and the discretization constant is set small 
enough to ensure exact exploration of the state space.
Continuous time techniques eliminate the need for a dis­
cretization constant by breaking the infinite continuous timed 
state space into equivalence classes. A ll timing assignments 
within an equivalence class lead to the same behavior and do 
not need to be explored separately. In order to reduce the size 
of the state space, the size of the equivalence classes should 
be as large as possible. In the unit-cube (or region) approach
[6 ], timed states with the same integral clock values and a 
particular linear ordering of the fractional values of the clocks 
are considered equivalent. Although this approach eliminates 
the need to discretize time, the number of timed states is 
dependent on the size of the delay ranges and the number of 
concurrently enabled clocks which can quickly explode for 
even relatively small systems.
Another approach to continuous time is to represent the 
equivalence classes as convex geometric regions (or zones)
[7]-[9]. These geometric regions can be represented by sets of 
linear inequalities [also known as difference bound matrices 
(DBM’s)]. These larger equivalence classes can often result 
in smaller state spaces than those generated by the unit-cube 
approach.
While geometric methods are efficient for some prob­
lems, their complexity can be worse than either discrete or 
unit-cube methods when analyzing highly concurrent systems. 
The number of geometric regions can explode with these 
approaches since each untimed state has at least one geometric 
region associated with it for every firing sequence that can 
result in that state. In highly concurrent systems where many 
interleavings are possible, the number of geometric regions per 
untimed state can be huge. Some researchers [10]-[13] have 
attacked this problem by reducing the number of interleavings 
explored using the partial-order techniques developed for 
untimed systems. These algorithms reduce verification time by 
exploring only part of the timed state space, but the improve­
ment is dependent on the property to be verified. The reduction 
in interleavings also prevents these techniques from being used 
for synthesis. Finally, even though the number of interleavings 
is reduced, in [1 0 ], [1 1 ] one region is still required for every 
firing sequence explored to reach a state. If most interleavings
0278-0070/00$10.00 © 2000 IEEE
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need to be explored, these techniques could still result in state 
explosion.
The algorithm presented in [14]-[16], significantly reduces 
the number of regions per untimed state by using partially or­
dered sets (or POSET’s) of events rather than linear sequences to 
construct the geometric regions. Using this technique, untimed 
states do not have an associated region for every firing sequence. 
Instead, the algorithm generates only one geometric region for 
any set of firing sequences that differ only in the firing order of 
concurrent events. This algorithm is shown in [15] to result in 
very few geometric regions per untimed state. The entire timed 
state space is explored, so it can be used for both verification
[15], [16] and synthesis [17]. However, it is limited to specifi­
cations where the firing time of an event can only be controlled 
by a single predecessor event. This is known as the single be­
havioral place restriction.
In [18], we presented an approximate algorithm for exploring 
the entire state space with POSET’s on a general class of specifi­
cations, lifting the single behavioral place restriction. Although 
it performs better than the algorithm in [15] and [16], in some 
cases it generates geometric regions which are larger than those 
actually allowed by the specification, which may lead to the ad­
dition of unreachable states to the state space.
This paper presents a new algorithm for timed state space 
exploration based on geometric regions and POSET’s and de­
scribes the application of the algorithm to timed Petri nets. The 
algorithm can also operate on a more general class of specifi­
cations, timed event-rule(ER) structures [19], but for clarity, the 
algorithm is presented in the context of the better known timed 
Petri net model. Unlike the partial-order techniques discussed 
earlier, the POSET timing algorithm does explore every inter­
leaving between event firings and, therefore, explores all states 
of the system. This new algorithm dramatically improves the 
performance of geometric region based techniques on highly 
concurrent systems, making dense-time state space exploration 
competitive with discrete-time when the delay ranges are small 
and far superior when the ranges are large. The performance of 
the POSET timing algorithm is demonstrated by significant im­
provement in runtime and memory usage on several examples. 
These examples include two specifications which are used in [5] 
to show the disadvantages of continuous time and parameterized 
versions of a FIFO, counter, selection circuit, and synchroniza­
tion circuit to show how the POSET method compares with the 
algorithm presented in [14] and [15].
II. Timed State Space Exploration
The objective of timed state space exploration is to take a 
specification of the system to be analyzed and produce its reach­
able state space. This section presents a brief overview of timed 
Petri nets and the generic algorithm that is used to analyze them.
A. Timed Petri Nets
A one-safe timed Petri net is modeled by the tuple 
(P. T. F. M u. A ) where P  is the set of places, F  is the 
set of transitions, F  C (P  x F) LJ (F  x P) is the set of 
edges, M 0 C P  is the initial marking, and A  is an assign­
ment of timing requirements to the places. A marking is
Fig. 1. A timed Petri net.
a subset of the places. For a place p e P, the preset of p 
(denoted »p) is the set of transitions connected to p (i.e., 
*P =  {t £ T\(t,p) e F}), and the postset of p (denoted 
p») is the set of transitions to which p is connected (i.e., 
p* =  {t e T\(p,t) e F}). For a transition t e T the presets 
and postsets are similarly defined (i.e, »t = {p e P\(p, t) £ F} 
and t* =  {p e P\(t,p) e F}). Timing is associated with a 
place p as a timing bound consisting of a lower bound and an 
upper bound (i.e., A (p) =  {l(p),u(p})). The lower bound is 
a nonnegative integer and the upper bound is either an integer 
greater than or equal to the lower bound or oo. A transition 
can fire when all of the places in its preset have had tokens 
long enough to meet their lower bounds. A transition must 
fire when all of the tokens in its preset have had tokens long 
enough to meet their upper bounds. In order for a Petri net to 
be considered one-safe, the structure of the net must prevent 
a token from being added to a place which already contains a 
token.
The behavior specified by a timed Petri net can be defined 
with a semantics composed of three types of operations: 
advancement of time, firing of tokens, and firing of transitions. 
A time-valued clock, r ,. is associated with each marked place 
Pi. Each clock advances with time and denotes how long 
the place has been marked. Time is advanced by uniformly 
increasing the clocks by an amount 6 which is less than or 
equal to max_advance of a given marking M . The function 
max_advance, which is defined formally later, is the minimum 
difference over all marked places between the upper bound of 
the timing requirement on the place, j>, . and its clock, r.,. A 
token in place p fires when its clock is between the lower and 
upper bounds on p, and when it fires, it is colored red (unfired 
tokens are black). Although token firings are not something 
usually associated with a Petri net, token firings ensure that 
a token’s age never exceeds the upper bound on its place. A 
transition fires simultaneously with the last token in its preset 
firing. When a Petri net has choice, multiple transitions may 
have their presets become completely marked with red tokens 
simultaneously. In this case, one of the transitions must fire 
simultaneously with the last token firing, and the others lose 
their chance to fire. A transition firing causes all tokens in its 
preset to be removed and new (black) tokens to be added to all 
places in its postset.
Fig. 1 shows an example of a timed Petri net. Assume that 
transition A fires at time zero, creating clocks c2 and c\ which 
are associated with places p2 and p i and initialized to an age of 
zero. These tokens can fire in either order. The token in place p2
BELLUOMINI AND MYERS: TIMED STATE SPACE EXPLORATION USING POSET'S 503
fires when c2 is between ages 3 and 7. It is colored red, which 
immediately causes transition B  to fire. The firing of B  creates 
a black token in place j>i and its clock c4. The token in place 
P i  fires when its clock, c\ reaches an age between 2 and 5. 
When the token in place pi is colored red, C  immediately fires, 
creating a black token in place p3 and a clock c3. The token in p4 
then fires when c4 is between ages 1 and 2 , causing the token in 
P4  to be colored red. No transition fires, since no transition has 
a complete set of red tokens. Next, the token in p3 fires when its 
clock is between the ages 6  and 10. Now both D  and E  have a 
complete set of red tokens in their presets and either transition 
can fire. Once a choice is made, the other transition loses its 
chance to fire.
It is necessary to note at this point the key difference between 
the standard timed Petri net semantics used in this paper and the 
orbital net specification method used in [15]-[17]. Although or­
bital nets are similar to timed Petri nets, they have some impor­
tant differences. The difference that is relevant to timing anal­
ysis is that the places of an orbital net are labeled as either behav­
ioral or constraint and only a single behavioral place can be in 
the preset of any transition. The timing bounds associated with a 
behavioral place are used to specify guaranteed timing behavior. 
The timing requirements associated with a constraint place are 
used to specify desired timing behavior, and they do not affect 
the actual timing behavior. The single behavioral place restric­
tion that is required in orbital nets ensures that the delay between 
the firing of a transition in the preset of a behavioral place and 
the firing of a transition in the postset of the same place must 
always fall between the lower and upper bound of the timing 
requirement of this place. In other words, no clock can ever ex­
ceed the upper bound on its place. In a timed Petri net, however, 
every place is essentially a behavioral place since any place has 
the ability to control a transition firing time. When multiple be­
havioral places are allowed in the preset of a transition, some 
clocks may exceed their upper bounds. The algorithm presented 
in this paper eliminates the single behavioral place restriction, 
allowing an arbitrary number of behavioral places in the preset 
of any transition, and thus it can analyze any timed Petri net.
B. Timed Firing Sequences
The set of behaviors of a timed Petri net is defined by a set of 
sequences S £  where each event (token or tran­
sition firing) is numbered sequentially. In order to simplify the 
notation, a few shorthand operations for dealing with firing se­
quences need to be defined. When Petri net operations such as 
postset or preset are used on firing instances, they are assumed 
to apply to the place containing the token, or the transition that 
is fired. For example, when considering a sequence a, , in­
dicates the preset of the transition or place that fires in the ith 
position in the sequence, a. When necessary, the function L is 
used to map an instance of a transition or place in the firing se­
quence back to the corresponding transition or place in the orig­
inal net. Finally, the e operator is used to specify whether a type 
of firing occurs in the sequence.
The structure of the Petri net defines the set of sequences that 
are reachable if timing is not considered. The formal definition 
of the set of reachable sequences requires the definition of the set
firable which contains the set of transitions which have presets 
where every place contains a red token.
Definition II.1: The set of firable transitions of a firing se­
quence UQ...n is defined as follows:
firable(a0...„) =  {U £  T \ L ( a n ) £  *ti  A
(-iBo-fe € cfj...n : (L (ak) £ Oj-*)}.
The firable set contains all transitions in the postset of an 
which have red tokens in all of the places in their presets. The 
definition determines whether a transition, t,. has a red token 
in every place in its preset by checking that there is at least 
one token firing for each place in the preset of ti which has 
not been consumed by another transition firing. If the last firing 
in the sequence is a transition, the firable set is empty since a 
transition firing at the end of the sequence is not in the preset 
of any transition t,. This definition allows us to define the set of 
sequences which are allowed by the Petri net, S £  ((P * ) (T*)) *, 
as follows.
Definition II.2: A sequence a0...„ £  S if and only if Va* £
& 0 -- -n
1) L(<Ji) i / ’ >
2) L(ai )  e  T  => L(ai )  £ firable(cr0...i_ i) ;
3) L{ai) £ P  A firable(<ro...j) ^  0 =>
L(a i+1 ) € firable(<70 ...j).
The first requirement states that if the firing is a token firing 
in place p, then p is either in the initial marking and this is the 
first time a token in p fires, or a transition in the preset of p 
fires earlier in the sequence and the token it generated has not 
already fired. The second requirement of this definition states 
that all transitions must be in the firable set when they fire. The 
last requirement is that if the firable set of a token firing is not 
empty, the following event in the sequence must be a transition 
in the firable set of that token.
Each token firing, a,, can be associated with the transition 
firing that created the token by the causal transition function, Tc
Definition II.3: Tc(a i ,a )  returns the <jj £  <to—i- i where
In other words, the function finds the last instance of a tran­
sition in the preset of o, that occurs before o, does. Since the 
Petri nets are one-safe, this is always the transition firing that 
created the firing token.
Any sequence of events can be given a timing assignment t 
which maps an event to the time at which it occurs. For each 
sequence, a0-n £  S, the set of valid timing assignments can be 
defined as follows.
Definition II.4: A timing assignment r  is valid for a sequence 
cfo—n £  S' if and only if Va* £  a0...n
1) r(a i) <  r(<7i+i);
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This means that a timing assignment is valid if it corresponds 
to the order of the firing sequence, all transitions fire simul­
taneously with the last token in their preset firing, and tokens 
fire between their lower and upper bounds. A  firing sequence 
a0...n e S is reachable in a timed Petri net if and only if it can 
be given a valid timing assignment.
As an example of a timed firing sequence, consider the 
Petri net in Fig. 1, and assume that both of the tokens shown 
are created at time zero. Initially either the token in place p> 
or the token in place pi can fire, since either can reach its 
lower bound without the other exceeding its upper bound. 
Suppose that pi fires first. This results in a firing sequence 
P i,C ,p 2,B . This is an untimed firing sequence and it needs 
a valid timing assignment. Each place must be given a timing 
assignment between its upper and lower bounds and transi­
tions must fire simultaneously with their causal places. This 
firing sequence can be given a valid timing assignment as 
follows: (pi, 4), (C , 4), (p2, 6 ), (B , 6 ). The timing assignment 
would be invalid if the timestamps were not monotonically 
increasing. For example, (pi, 4), (C, 4), (p2, 3), (B, 3) is an 
invalid timing assignment, as is (p i, 4), (C , 4), (p2, 6 ), (B , 7) 
since B  does not fire simultaneously with its causal place. 
After the execution of this firing sequence there are tokens 
in places j>i and p3. Assuming the valid timing assignment 
shown above, the only token that can fire at this point is p\. 
The token in p3 cannot fire, since C  fires at four. This means 
that p3 cannot fire until ten, and p4 must fire by eight in order 
to avoid exceeding its upper bound. The firing of p4 produces 
the firing sequence: (pi, 4), (C, 4), (p2, 6 ), (B, 6 ), (p4 , 8 ). 
Now suppose p3  fires at 12 and both D  and E  get a complete 
set of red tokens in their presets. During state space explo­
ration, both possible transition firings are explored. For this 
example, assume that E) fires. This produces a firing sequence
firing sequence transition C  is causal to transition E) through 
the token firing in p3. When E) fires, E  loses its chance to fire. 
The firing of E) places a token in p6, whose firing then causes A 
to fire. The firing of A  returns the Petri net to its original state.
C. Exploring the State Space
Cyclic Petri nets have an infinite number of infinitely long 
firing sequences. Each individual sequence can also have an in­
finite number of valid timing assignments. State space explo­
ration requires that this infinite set of sequence, timing assign­
ment pairs be divided into a finite set of equivalence classes. 
The obvious way to do this in the untimed case is to say that two 
sequences a  and a' represent equivalent states if the markings 
that result from executing them are the same (M (a) =  M (a ')). 
Therefore, for state space exploration, the untimed state of the 
system is simply the marking. The timed state of the system is 
represented by the ages of all the currently active clocks. A clock 
is active in a firing sequence a  if the place it is associated with 
contains a token when a  has been executed on the Petri net. We 
define a function Tm that returns the transition firing that cre­
ated the token that is contained by a place p, after executing 
a0...n as follows.
Definition II.5: Tm (pi ,a)  returns the aj  £ a0—n where
This function simply returns the latest transition firing in the 
preset of pi that occurs in the sequence. If place j>, is not marked 
after executing the sequence, the function is not defined. This 
definition can be used to formally define max_advance, the 
function that determines how much time can advance without 
forcing a token to fire for a firing sequence a0...n .
The function max_advance returns the minimum difference 
over all of the unfired (black) tokens between the upper bound 
on the place containing the token and the current age of the token 
in the firing sequence. This is the maximum amount of time that 
can pass before some token must fire or exceed its upper bound.
Definition II.6: The max advance function is defined as fol­
lows:
max_advance(a0..
( mi)[' ] •
(■u(pi) - (r(an) - t( i(Pi,cr 0„
(aj) e »Pi A -a<rfc £ aj+i...i: e •Pi))-
The max_advance function is used to determine all of the pos­
sible clock ages that are allowed by a timing assignment, r ,  for 
a sequence a0...n .
Definition II.7: For each place pi e M (a 0...n), the age of c* 
must satisfy the inequality
This means that a clock is no younger than the time difference 
between the firing time of the transition that created it and the 
firing time of last event to fire in the sequence, and must not 
exceed an age that would force another token to fire. The set of 
values for a clock a  that are allowed by a timing assignment r  
are referred to as r(ci). Since the ages of the clocks determine 
which future states are possible, two sequences a  and a' can be 
said to have the same timed state if M (a) =  M (a r) and r  is a 
valid timing assignment to a  if and only if there is a valid timing 
assignment t' to a' such thatWpi e M (a): r(ci) =  r '(c i). This 
definition means that if the clock ages that can result from firing 
the two sequences are the same, the two sequences result in the 
same futures and are therefore considered equivalent.
Suppose that there exists a representation R  which gives the 
ages of the clocks allowed by a firing sequence. A timed state, 
TS, then consists of M  x R. Using this representation, the timed 
state space of the timed Petri net can be explored using the al­
gorithm in Fig. 2. The algorithm does a depth-first search of the 
timed state space, finding all the timed states that are reachable. 
The find_enabled function uses timing information to determine 
which actions should be included in the action_ list, AL. An ac­
tion is a place, transition pair. At least one pair is added to the 
list for every token firing that is possible given the timing in­
formation in R. If firing the token in place p would result in 
a marking where a transition t has all red tokens in its preset, 
then the pair (p, t) is added to the list. If firing p does not cause 
any transition to have all red tokens in its preset, then the pair 
(p,t$) is added to the list. The transition t® is used to indicate 
that this token firing cannot cause any transitions to fire. Note 
that multiple pairs for the same token firing can be placed in the 
action list if that place is part of a choice. This ensures that all
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set.of-states find-timecLstates(timed Petri net N){
if (stack is not empty) then (TS, AL)=pop();
Fig. 2. Timed state space exploration.
possible transition choices are eventually explored by the algo­
rithm. Once the algorithm has computed the action list, it se­
lects the first element of the list (i.e. head(AL)) as the action 
to execute. Since the algorithm must explore the execution of 
the remaining actions later, it uses the “push” operation to add 
the remainder of the list (tail(AL)) to the stack. The algorithm 
then executes the action by coloring the fired token red, and, if 
necessary, updating the marking to reflect that a transition has 
fired. It then updates the representation of the timing informa­
tion, R, and checks whether the resulting timed state has been 
seen before. If it has not been seen before, a new list of actions 
to execute is computed and the algorithm continues. Otherwise, 
the algorithm pops a timed state and the list of events that have 
not yet been explored for that state off the stack. When a state 
that has been seen before is reached and there are no unexplored 
actions on the stack, the entire timed state space has been found.
Untimed states are only explored if they can be reached given 
the timing information in the specification. This can eliminate 
large portions of the untimed state space for some designs. 
Many states that are reachable without timing information are 
not reachable given the timing constraints in the specification. 
However, the algorithm explores the entire timed state space, 
and the size of the timed state space depends on the repre­
sentation chosen for the timing information. The algorithm 
presented in this paper discusses how to represent the timing 
information with geometric regions and POSET’s so that the 
cost is minimized.
III. Geometric Algorithm
The timing analysis algorithm presented here uses geometric 
regions (also known as zones) to represent the timing informa-
(a) (b)
Fig. 3. (a) Net with multiple behavior places. (b) Nonconvex region that 
represents its timing behavior.
tion within a timed state. The minimum and maximum age dif­
ferences of all the clocks are stored in a constraint matrix R. 
Each entry r,, in the matrix R  has the value max(cj-ci), which 
is the maximum age difference of the clocks. A dummy clock 
c0 whose age is always zero is also included. The maximum 
age difference between c* and c0 ( ro, j is the maximum age of 
Ci and the maximum age difference between c0 and c., (ri0) is 
the negation of the minimum age of <■,. Note that R  only needs 
to contain information on the timing of currently marked places, 
not on every place in the net. This particular way of representing 
timed regions was first introduced in [7]. This constraint matrix 
(also known as a difference bound matrix) represents a convex 
|{p; M(p) =  black} | dimensional region. Each dimension cor­
responds to an unfired token, and the age at which it fires can 
be anywhere within the space.
Many matrices can be used to represent the same region in 
space since some entries may be underconstrained. However, 
there is a canonical representation where every constraint is 
maximally constraining. A set of constraints is maximally con­
straining if each constraint can reach its maximum value for 
some timing assignment without violating any of the other con­
straints. In the algorithm, the matrix is made maximally con­
straining through a process called recanonicalization. Recanon- 
icalization takes a matrix R  where some of the / , , ’ s are greater 
than max(cj -  and produces a matrix where all the r/( ’s 
have their maximum allowed value. The assignment of the ’s 
so that they all have their maximum value is always unique, so 
the algorithm can determine when a given region is equivalent 
to or contained in a region that has been seen before. Recanon- 
icalization is essentially the all pairs shortest path problem and 
can be done in ()( n 3) time with Floyd’s algorithm [7].
Geometric regions are used in O rb its  [15], [16] to do timed 
state space exploration on specifications with the single behav­
ioral place restriction. This restriction is made in O rb its  to en­
sure that the geometric regions that represent the time behavior 
of the system are always convex. If the values of clocks can ex­
ceed their upper bounds, the regions representing the time be­
havior may not be convex. Fig. 3 shows an example of this. In 
this specification, either the separation between a and c must not 
exceed five, or the separation between b and c must not exceed 
four. Since only one of the upper bound constraints needs to be 
met, the resulting region is nonconvex. Since Floyd’s algorithm 
only works on convex regions, this must be avoided. However, 
when tokens are allowed to fire independently of transitions, as
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void update(time Petri net N, geometric region R,
R[index(pj)] [index(pj)]=R[index(pj)] [0]; 
R[index(p,:)] [index (pj )]=R[0] [index(pj)];
Fig. 4. Procedure for updating the geometric region.
discussed in Section II, clocks can no longer exceed their upper 
bounds, and the regions can be guaranteed to be convex. In this 
example, two regions would be generated to cover the space 
shown in Fig. 3.
The algorithm in Fig. 4 shows how the function for updating 
timing information used in Fig. 2 is implemented with geometric 
regions. The function takes as input the Petri net specification, 
the constraint matrix, the place containing the token chosen to 
fire, and the transition it causes. The index function used in the 
algorithm takes a place, and returns the index in the constraint 
matrix that corresponds to its token. The first step of the func­
tion is to check if the minimum age of the firing token's clock 
allowed by the matrix is greater than or equal to the lower bound 
on the age of the token. If it is not, the lower bound on the age of 
the token in the matrix is set to the minimum age of the token. 
This ensures that the minimum age of each clock is no less than 
the difference between the time it is created and the time that 
the last event in the sequence fires. The row and column corre­
sponding to the fired token is then removed from the matrix by 
the project operation. Next, the algorithm adds clocks for newly 
created tokens if a transition fires(i.e if the firing transition is 
not t$). A ll of the places in its postset have new tokens, and new 
entries in the matrix must be created for them. When a token is 
initially created, its age is zero, so the entries in the matrix for 
its minimum and maximum age are set to zero. Age relation­
ships between the new tokens and the previously existing ones 
must also be entered in the matrix. The maximum age difference 
between a new token and any previously existing token is the 
maximum age of the previously existing token. Therefore, the 
new maximum age difference entries are copied from row zero 
of the matrix which contains the maximum ages of existing to­
kens. The minimum age difference between the new token and a 
previously existing token is the minimum age of the previously 
existing token, and this minimum age is copied from column 
zero of the matrix. Finally, the algorithm sets the maximum age 
of each token to the maximum age on its place and recanoni- 
calizes. This allows time to advance as far as possible without 
causing any token to exceed its maximum age. The new region
Fig. 5. Firing rules.
now represents all clock ages that are possible given the firing 
sequence that is currently being explored.
Fig.5 shows an example ofhow the geometric algorithm would 
be applied to the simple timed Petri net shown at the top of the 
figure. The first column shows the constraint matrix at each step 
and the second column shows the region in space represented by 
the matrix. The recanonicalization procedure that is applied after 
each step is not shown here, but is described in detail in [14]. Ini­
tially, places pi and p2 are marked with black tokens, which are 
given clocks c\ and c2, respectively. The initial constraint matrix 
indicates that the maximum age for both clocks is five. Since the 
lower timing bounds on both pi and p> are less than five, they are 
both added to the action list. The place pi is paired with transi­
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tion C  since its firing allows C  to fire, and p> is paired with B  
since its firing allows B  to fire. The pair (p>.B) is chosen to fire. 
The clock for p2 is proj ected out of the constraint matrix, and the 
matrix is constrained so that that all clocks that existed when p2 
fired must have a minimum age of three. A new clock is added for 
the new token, p4. It must be between three and five time units 
younger than the clock for p i since the clock for p i has an age 
between three and five time units when it is added. The action list 
now contains (p i,C ) and (p\ ,t$). The firing of p\ is paired with 
t\j\ since when p4 fires the other place in the preset of transition 
D  does not contain a red token. The pair (j>i. C') is chosen to fire 
next, causing tokens to be placed in p3 and p-0. The new action 
list contains firings for p4 and p5 butnotp3 since the lower bound
two. Next, p i is chosen to fire. It does not cause a transition to fire, 
so no new clocks are added to the constraint matrix. After p4 fires, 
the maximum age of the token in p3 can advance to ten, allowing 
it to be placed on the new action list, paired with the transition D . 
The token in p3 can then fire, producing the last matrix and region 
in the figure.
This algorithm allows us to analyze any timed Petri net in­
cluding those with multiple behavioral places. It can, however, 
generate a large number of regions since at least one region 
is generated for each firing sequence explored. Section IV  in­
troduces the POSET algorithm, which dramatically reduces the 
number of regions needed to represent the timed state space.
IV. PARTIALLY ORDERED SETS
While the geometric algorithm described above eliminates 
the single behavioral place restriction, the number of geometric 
regions the algorithm generates can explode for highly concur­
rent timed systems [15], [5]. In [15], an algorithm is described 
that uses POSET’s instead of linear sequences during state space 
exploration to mitigate this state explosion problem. POSET 
timing techniques take advantage of the inherent concurrency 
in the Petri net and prevent additional regions from being added 
for different sequences of firings that allow the same set of fu­
ture behaviors. This results in a compression of the state space 
into fewer, larger geometric regions that, taken together, contain 
the same region in space as the set of regions generated by the 
standard geometric technique.
The semantics described in Section II require two sequences 
to be in different equivalence classes if they result in the same 
marking but allow different sets of values to be assigned to the 
active clocks. This is based on the observation that if two se­
quences a  and a ' result in the same marking, and allow the same 
set of values to be assigned to the active clocks, a timed state is 
reachable from a  if and only if it is reachable from o’. However, 
in some cases the requirement that the allowable clock values 
for both sequences must be the same is too restrictive. With ad­
ditional analysis, it is possible to derive a set of clock values for 
a marking M (a), which are guaranteed to be allowed by some 
firing sequence a ’ where M (a) =  M (o '). In other words, given 
a firing sequence, a, it is possible to determine not only which 
clock values are allowed for a, but also a set of clock values that 
are guaranteed to be allowed for some other reachable firing se­
quence, a ' , which fired concurrent events in a different order.
This allows the POSET algorithm to preemptively construct a 
larger region for a , knowing that eventually a firing sequence, 
a ’ for which the clock values are allowed, will be found during 
the depth first search. When a ' is found, the clock values that it 
allows are already represented in the region that is constructed 
for a. and an additional region is not generated. This effectively 
combines the regions for a  and a' and reduces the number of 
regions in the state space.
The computation necessary to determine this larger set of 
clock values is based on the concept of causality.
Definition IV. 1: The function causal(a, ai, a j) returns true 
when Oi =  Tc(a j-U a).
Intuitively, this means o , is causal to oj if the firing o , created 
the token whose firing is the last in the preset of a, to fire, and 
thus controls the firing time of a r
When a, is causal to a r  the time separation between a t and 
(?i is always less than the upper bound on the place in the preset 
of O j that is marked by the firing of o ,. This is formalized in the 
following lemma.
Lemma IV. 1: If u* is causal to aj in a  then the inequality: 
T~(aj) < r (a i)+ u (a j—i) is true for all valid timing assignments 
to a.
The proof of this lemma (as well as all following lemmas and 
theorems) is given in the Appendix. There is also a more general 
property that holds between any two transition firings a, and a , . 
If the firing a, creates a token that is used in firing a t , then the 
minimum time separation between the firings a, and a t is at 
least the lower bound on the place containing that token.
Lemma IV.2: If L(ak) € *aj A Tc(ak,a )  =  a* in a  then 
the inequality r(a j)  > r(a;) + /(a/,) is true for all valid timing 
assignments, r, to a.
If the transition fired by o, has no choice places in its preset, 
the lower and upper bounds on these inequalities can always 
be met by some reordering of the firing sequence that is in S. 
In order to prove this, a few more definitions and lemmas are 
required. The first is the definition of the required set, which 
contains the set of events in a  that must fire in order for the firing 
of an event cr* to meet the requirements specified by Definition
11.2(1) and (2). If a, is the first firing of a token that is in the 
initial marking, then the required set of o , is empty. If o , is 
a token firing, and is not the first firing of an initially marked 
place, then its required set contains its causal transition. If ai is 
a transition firing, then firings of all of the places in its preset are 
required for it to fire. The last condition is the transitive closure 
of these requirements, if an event is required for the firing of o , 
then all events required to fire it are also included in the required 
set for a,. These requirements are defined formally as follows.
Definition IV.2: The required set of an event cr* in a0-n 
(required(ai, a0...n)) is defined recursively as follows:
required(ai,a0-n) =  0;
2) L(a,i) £ P  A
Tc(ai,a0...n) e required(ai,a0...n).;
3) L(a.i) e  T  A
a j 6  required(ai,aQ...n).\
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<Ji 6 required(aj, ao-.-n) =>
<7i 6  required(<7k,cro—n) (Transitive closure.).
A sequence a' which is created from a  by changing the firing 
order of the events is referred to as a reordering of a. The re­
ordering is described using a reordering function p which re­
turns the firing number of each event in the reordered firing se­
quence. A sequence a ' is the result of a reordering p(a) if and 
only if Va* e a: (p(ai) =  x => a'x =  di). A firing a; € a is 
equal to a firing a ’x e a' if Lia, ) =  L(a'x), and they are both 
the nth firing of L(a,) in their respective sequences. It can be 
shown that if p meets the following conditions, then p(a) e S if 
a  in S. The first requirement is that if a , is in the required set of
o ,. then O j cannot be made to fire after o, in the new sequence. 
The second requirement is that if a place firing a* is followed by 
a transition firing a ,+ i. then cr, and a i+1 are also consecutive in 
the reordering. The third requirement deals with choice places. 
If <Ji is the firing of a choice place, then all of the firings that 
occur between a* and the next firing of a transition in its postset 
(denoted vc.rtMo,. a)) cannot be reordered arbitrarily. A tran­
sition which is in the postset of u*, but is not v jx tJ la , .  a)) is 
referred to as a conflicting transition. Once the choice place, 
a, fires, no token firing, ak, which is in the preset of a transi­
tion that conflicts with next.t(ai, a) can be reordered to occur 
before a token firing oj which is in the preset of vc.rtJlo ,. a). 
This restriction is necessary to make sure that choices are not re­
solved differently in the reordered firing sequence and the orig­
inal firing sequence These conditions are defined formally as 
follows.
Definition IV.3: A reordering p of a0...n is valid if:
1) <Jj 6  required(<Ji,a) => p(uj) < p(o'i);
3) L(<7i) 6  P  A |<jj •  | > 1 A a„j =  next-t(<Ji, a) =>
Voj € <7i+i...n ,V<7fe € aj+i...n- (L(aj) € •o m) A
If a sequence a  is in S, then any reordering of a, p(S), is also 
in S.
Lemma IV.3: Given a  e S and p is a valid reordering of a, 
if cr' =  p(a) then a' £  S.
Lemma IV.3 can be used to redefine what it means for two se­
quences to have the same timed state. Previously two sequences 
are defined to result in the same timed state if every set of clock 
ages that could result from a valid timing assignment to one of 
the sequences could also result from a valid timing assignment 
to the other sequence. The definition of a valid timing assign­
ment is based on the concept of assigning firing times to events 
that fire in sequence. Therefore, a valid timing assignment must 
assign firing times that are consistent with the order that events 
fire in the sequence. Timing assignments that allow events to 
fire out of order can be made if it is guaranteed that a sequence 
that can fire in order with that timing assignment exists. The 
set of valid reorderings of a sequence a  defines when such a 
reordering exists by creating a partial order that all of the se­
quences that can result from reordering a  must conform to.
More formally, a sequence a  is used to define a partial order 
as follows.
Definition IV4: A partial order consists of a set (S) and an or­
dering relationship (>). The partial order defined by a sequence 
a  is as follows:
1 ) 5 ' =  {ei e  cr};
2) >=<7i > <7j if and only if Wp(a):(p is valid =>
p(<Ti) > p(o~j)).
The set of firing sequences that can be derived by reordering 
the firings in a in a way that conforms to the partial order defined 
by a  is referred to as P O (a). This set can be used to define a 
new set of valid timing assignments for a.
Definition IV.5: A timing assignment r  is PO valid for a  if 
3a' e PO (a): r  is valid for a'.
Two firing sequences a  and a' can now be considered partial- 
order equivalent if M (a) =  M (a ') and r  is a PO valid timing 
assignment to a  if and only if there is a PO valid timing assign­
ment t ' to a' such that Vpi e M (a): r(ci) =  T'(ci). This defi­
nition eliminates the ordering of concurrent events from consid­
eration in creating the equivalence class and, therefore, allows 
the equivalence classes to be larger. When a sequence a  is ex­
plored, a geometric region can be created that includes all of the 
timing assignments that are PO valid for a. Since a timing as­
signment is only PO valid for a  if there is some untimed reach­
able firing sequence for which it is valid, even though it may 
violate the ordering of a, it is guaranteed that the search eventu­
ally finds a firing sequence for which it is valid. When this se­
quence is explored, the search can immediately backtrack, thus 
eliminating timed states.
In order to be able to build this larger region based on the 
partial order implied by a firing sequence, the algorithm must 
know what timing assignments are PO valid for a  while a  is 
being explored. Lemmas IV.1 and IV.2 show that there are upper 
and lower bounds on the separation between transition firing 
times that depend only on causality. If causality is preserved 
in a reordering of a firing sequence, these upper and lower 
bounds are preserved as well. Therefore, if for all sequences a' 
in PO (a), causal(a, a j) => causal (a' 
then all valid timing assignments to sequences in PO{a) 
satisfy the inequalities in the lemmas. The next lemma states 
that causality is preserved by reordering.
Lemma LV.4: If causal (a, a*, a j ) and p is a valid reordering 
used to map a  to a', then causal(a',
If the geometric regions representing valid timing assign­
ments are created based on Lemmas IV.1 and IV.2, then the 
entire state space is found, but it may contain invalid timing 
assignments since the lemmas do not guarantee that there are 
valid timing assignments that fall in the entire range allowed by 
the inequalities. This means that although all states in the state 
space are found, some extra states may be found as well. This 
may result in false negative verification results or suboptimal 
synthesized circuits. In order to explore the state space exactly, 
we need to be able to determine from the sequence a , the 
minimum value of x and the maximum value of y, for which 
if o , is causal to o r  there exists a valid reordering of a, such 
that x < T(p(ai)) - r(p(a j)) < y. Lemmas IV.1 and IV.2 
provide bounds for these values and if <jj does not have any 
choice places in its preset, x and y are exactly the bounds from 
Lemmas IV. 1 and IV.2.
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Theorem, IV. 1: For any firing sequence a  e S that has a 
valid timing assignment, if o, is causal to a , , and a , does not 
have a choice place in its preset ( '3a/,: •  a t n •a k /  0), there 
exists a firing sequence a' e S created from a reordering p for 
which there is a valid timing assignment i 1 where i 1 jj) + 
u(a j- 1 ) =
Intuitively, this theorem means that, if transition firing a, is 
causal to transition firing oj and the transition fired by oj does 
not have a choice place in its preset, then the maximum separa­
tion between firings a, and a, over all valid reorderings of the 
sequence is defined. There is always a reordering with a valid 
timing assignment where the age of the last place to fire in the 
preset of oj reaches its upper bound. Therefore, there is always 
a reordering where the maximum separation between o , and oj 
is i). This means it is possible to determine the maximum 
separation between a, and a , over all valid firing sequences 
where a, is causal to a, by examining a single firing sequence 
a.
Theorem TV.2: For any firing sequence a  e S that has a valid 
timing assignment, if a, is a transition firing in a, there exists at 
least one place firing o y. L (a j) e •a, for which in some firing 
sequence a' e S constructed from p there exists a valid timing 
assignment t '  in which T '(a '^T<_(a. +l(a,j) =  r'{<j{A<Ti))).
This theorem deals with minimum separations between tran­
sition firings. Unlike Theorem IV.1 it does not have the restric­
tion that the transition firing in question has no choice places in 
its preset. Intuitively, the theorem states that for every transition 
firing ai, there exists a reordering with a valid timing assign­
ment where a, fires at the minimum time allowed by the places 
in its preset. This minimum time is the earliest time at which all 
of the places in the preset of a, have tokens whose ages meet the 
lower bounds on their places. The theorem shows that there is 
always a sequence where o, fires at this minimum time. There­
fore, it is possible to determine the minimum firing time of a, 
over all valid reorderings of a , by examining a single sequence.
These theorems are sufficient to construct a geometric re­
gion based state space representation for the set of timing as­
signments that are possible in a specification if it contains no 
choice places. When there are choice places, the analysis be­
comes more complex. Although Theorem IV.2 still applies, The­
orem IV.1 only applies to transitions that do not have choice 
places in their presets. When a transition firing a, has a choice 
place in its preset, the maximum time separation between a 
firing of ai and its causal transition aj may not be able to reach 
u (a j_ i) for any valid reordering of a. This is illustrated in 
Fig. 6 . Assume that t0,t i,  and t> all fire at time zero. If t> is 
causal to t\. ]>:•, must fire after p2 and before p\. If ]>:•, fires be­
fore P2 , then p2 is causal to t\. If p3 fires after pi, then t3 fires 
instead of t4. The transition t2 can only be causal to t4 if p3 fires 
between one and two time units after it becomes marked, and it 
cannot reach its upper bound, 100. It is possible to compute the 
upper bound for transitions with choice places in their presets, 
but the computation is complex, and in the worst case can in­
volve examining the entire firing sequence. Therefore, when a 
transition t, with a choice place in its preset fires, the maximum 
separation between t, and its causal transition is set to the max­
imum allowed by the current firing sequence. This means that 




0 0 2 2
cl -1 0 0
c3 -1 0 0
Fig. 6 . A choice computation.
valid for the current firing sequence. Therefore, no reordering of 
the token firings in the preset of t, is needed for t, to fire at the 
computed upper bound. This ensures that the resulting region is 
exact, but the restriction results in more regions being generated 
than may be necessary.
The result of the restriction on reorderings imposed by choice 
places is that the worst case complexity of the POSET algo­
rithm when applied to Petri nets with choice is no better than 
the geometric algorithm presented in Section III. However, in 
practice most circuit specifications are dominated by concurrent 
behavior rather than choice behavior. The POSET algorithm still 
shows significant benefit over the geometric algorithm in such a 
specification. In a specification consisting mostly of choice be­
havior, concurrency is limited and, therefore, state explosion is 
less of a problem. In this kind of specification the POSET algo­
rithm essentially reduces to the geometric algorithm with some 
additional overhead. Alternatively, the geometric algorithm can 
be used directly on such a specification. Finally, we have found 
that for most circuit specifications, the additional restriction im­
posed by the choice places has little impact on the generated 
state space. If the restriction is eliminated, larger regions are 
generated, which are supersets of the actual regions, but new 
markings are rarely found. Therefore, eliminating the restriction 
produces a conservative and faster solution. If this is acceptable, 
transitions with choice places in their presets can be treated the 
same as other transitions.
V. POSET Algorithm
The POSET algorithm creates the larger equivalence classes 
discussed in Section IV by maintaining a POSET matrix in addi­
tion to the constraint matrix discussed in Section II. The POSET 
matrix stores the minimum and maximum possible separations 
between transition firing times that can still effect future be­
havior. These separations represent the set of possible timing 
assignments to the partial order that is created by the firing se­
quence currently being explored. At each iteration, the separa­
tions in the POSET matrix are copied into the entries of the con­
straint matrix that restrict the differences in the ages of the to­
kens. Transitions are projected out of the POSET matrix when 
their timing information is no longer needed, so the algorithm 
only needs to retain and operate on local timing information.
When a new transition fires and is added to the POSET ma­
trix, the minimum and maximum time separations between its 
firing time and the firing times of all other transitions in the ma­
trix is determined. They must only allow timing assignments 
to the partial order that are valid. This means that the sepa­
rations must be consistent with the causality in the firing se­
quence being explored. This is the major difference between
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void update_POSET(time Petri net N, POSET matrix PM, constraint matrix R, causal place p,
Fig. 7. Procedure for updating the geometric region.
the POSET technique described here and the work presented in 
[14] and [15]. In [14] and [15], it is not necessary to use explicit 
causality information since the causal place is always the behav­
ioral place. With multiple behavioral places, causality must be 
considered in order to compute a correct POSET matrix.
Fig. 7 shows the algorithm which is called by the function 
which updates the region. The algorithm first examines all of the 
transitions currently in the POSET matrix (PM) and determines 
what relationship each transition has to the firing transition. This 
is quite simple since all of the information necessary to do this 
is present in the firing sequence being explored. If a transition 
in PM is the causal transition for the firing transition tf, then 
the minimum separation in PM is set to the lower bound on the 
causal place, p. If there is a choice place in the preset of t f  then 
the maximum separation is set to the maximum age of p that 
is allowed by the constraint matrix. This sets the separation to 
the maximum allowed by the current firing sequence instead of 
the maximum allowed over all valid reorderings of the current 
sequence. With this restriction, when a transition with a choice 
place in its preset fires, the maximum timing assignment that it 
can have is limited by the maximum amount time can advance 
before another place must fire. For example, consider the choice 
place in Fig. 6  and assume that transitions t0,t i ,  and t2 all fire at 
the same time. The constraint matrix that results after the token 
in p2 fires is shown in the figure. If the token in p3 fires next, the 
transition t4 fires. Transition t2 is causal to t4 through p3. The 
maximum bound on p3 is 1 0 0 , but this is not the value placed 
into the POSET matrix by the algorithm. Since t4 has a choice 
place in its preset, the value two, which is the maximum age of 
p3 in the current constraint matrix, is used instead.
If there is no choice place in the preset of t f , then the only lim ­
itation is the upper bound on the causal place, and the separation 
between t j  and tc is set to the upper bound on p. If a transition is 
not causal, but does create one of the tokens used in the firing of 
t f , then a constraint is added indicating that the lower bound on 
the place containing that token must be met, but no upper bound 
is set. If a transition is unrelated to the firing transition, then no 
constraints are set. Once all of the constraints have been added 
to the POSET matrix, it is recanonicalized, causing all of the
unconstrained entries to be set to the maximum value allowed 
by the constraints. Finally, any transitions that are no longer in 
the preset of marked places are removed from the matrix.
The constraints computed in the POSET matrix can then be 
used to compute a new constraint matrix when a transition fires. 
The constraint matrix contains the possible differences in the 
ages of marked tokens. Since the difference in these ages de­
pends on when the tokens are created, if the minimum and max­
imum differences between the firing times of all transitions in 
the presets of marked places is known, the differences in token 
ages are known as well. When the POSET algorithm is used, 
the differences in transition firing times that are stored in the 
POSET matrix are used to generate all of the constraints on the 
differences in token ages in the constraint matrix. After these 
constraints are copied to the constraint matrix, time is allowed 
to advance by setting the maximum age of all the tokens to the 
upper bounds on their respective places. The constraint matrix is 
then recanonicalized, resulting in a new geometric region. The 
recanonicalization process may further constrain some of the 
inequalities that are copied from the POSET matrix since the 
POSET inequalities do not take into account the fact that no 
token may exceed the upper bound on the place holding it.
Fig. 8 shows timing analysis based on POSET’s applied to 
the small timed Petri net shown at the top of the figure. This 
example shows how the algorithm solves two of the problems 
that occur when using geometric regions for timed state space 
exploration: region splitting and multiple behavioral places. In 
this example, initially the action list consists of (pi, C), (j>>■ B) 
indicating that both pi and p2 have tokens old enough to fire, and 
both token firings result in the firing of a transition. The POSET 
matrix contains a single transition, A. The constraint matrix 
shows that the maximum age of both pi and p2 is five. From 
this timed state, either the token in place pi can fire, causing 
C  to fire, or the token in place p2 can fire, causing B  to fire. In 
this example, p2 and B  are chosen. The POSET matrix now con­
tains the minimum and maximum separations between the firing 
times of A  and B. The values are copied into the constraint ma­
trix, since they correspond to the age difference between tokens 
created by A  and tokens created by B. After recanonicalization,
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Fig. 8. Example of timing with partially ordered sets.
the separation of seven that is possible between the firing of A 
and the firing of B  is reduced to five since the token in place p± 
has a maximum bound of five. In this state, the token in p i can 
fire causing transition C. or the token in place p4 can fire. The 
firing of p i does not cause a transition since p3 has not fired yet. 
Token pi and C  are chosen. When C  fires, the POSET matrix 
no longer needs to contain A  since all of the places in its postset 
are unmarked. The POSET matrix shows that B  could have fired 
at most five time units after C  and C  could have fired at most 
two time units after B. Now there are three marked places and 
the region is three-dimensional. In the figure, a two-dimensional 
projection of the region onto the (c3, c4) plane is shown. This re­
gion shows the advantage of the POSET technique. Even though
Firing sequence: tO, pi, tl
Fig. 9. Example of interleaving optimization.
in this particular firing sequence B  fires before C, the region 
produced here contains timing assignments where C  fires be­
fore B. Since B  and C  occur in parallel, all of these timing 
assignments are valid for the partial order created by the firing 
sequence [p2, The dashed line in the middle of the
region shows the two regions that would be generated by the 
standard geometric technique. The upper region contains timing 
assignments where B  fires first, and the lower region contains 
timing assignments where C  fires first. In this timed state, to­
kens in places p\\.p\. and p-0 can fire. Once the tokens in p3 and 
p4 have fired, D  fires. When D  fires, information on event B  
can be removed from the POSET matrix, but since C  still has a 
marked token in its postset, ]>-, . C  remains. Two different max­
imum separations between C  and D  are possible depending on 
whether transition C  or B  is causal to D. This is determined by 
whether the token in place p4 or p3 fires last. The figure shows 
the two different geometric regions that result from the two dif­
ferent firing sequences. In this example, one region is a subset 
of the other, but this is not always the case.
VI. Optimizations
There are a number of optimizations to this algorithm that can 
be made to reduce the number of geometric regions generated 
and decrease state space size. The simplest is to check for sub­
sets when checking to see if a region has been explored already. 
If a region is a subset of a region that has been explored, then all 
of its possible future behaviors are explored by the exploration 
of the larger region. Any exploration starting from the smaller 
region generates redundant regions. Checking for a subset can 
be done simply by checking to see if all of the entries in one ma­
trix are less than their counterparts in the other matrix. A similar 
optimization can be made by removing a region from the list to 
be explored in the future when a superset of that region is added 
to the list. The smaller region can also be removed from the rep­
resentation of the state space in order to save memory.
The previous optimizations can provide substantial run-time 
improvement, but the most significant improvement results 
from the removal of certain interleavings between token 
firings from consideration. The purpose of exploring different 
interleavings between token firings is to ensure that all possible 
causal places for each transition firing are explored. If two 
different token firing interleavings result in the same causal
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POSET matrix: p4 is causal POSET matrix: p5 is causal POSET matrix: p6  is causal
tl £2 t3 t4 tl t2 t3 t4
tl 0 5 5 -2 tl 0 5 5 -2 tl
t2 5 0 5 -2 t2 5 0 5 -2 t2
t3 5 5 0 -2 t3 5 5 0 -2 t3
















Fig. 10. POSET matrices with various causal places.
place for a given transition firing, no additional information is 
generated by exploring both of them, due to the way the POSET 
algorithm generates POSET matrices. When information on 
a new transition, t, is added to the POSET matrix, the causal 
place determines the upper bound on the time separation 
between the firing of t and its causal transition. Two firing 
sequences with the same causal place for t always result in the 
same time separations between the firing of t and the other 
transitions in the matrix.
Consider for example the Petri net in Fig. 9. Initially the firing 
sequence p i , ti has been explored. Since there are many pos­
sible interleavings between the firing of p4 and the firing of the 
other tokens in the Petri net, it reduces execution time if only 
one interleaving where j>i is causal to is explored. Fig. 10 
shows the POSET matrices generated as fires when each of 
the places in the preset of t4 is causal. Looking at the POSET 
matrices, we can see that when p 4 is causal to t4 it generates a 
unique matrix that is not a subset of the matrices generated when 
other places are causal. The matrix in Fig. 10(a) is also the ma­
trix generated whenever p4 fires last, regardless of whether the 
token in p4 is created first or last. For example, the firing se- 
quencespi,ti,p 2 , t 2 ,P 3 , i 3 ,P6 ,P5 ,P4 ,t 4 , andp3, t3,p2, t2,p i, 
ti,Po,P 6 ,P4 ,t± result in generation of the same POSET matrix. 
Since there are multiple firing sequences where j> i fires last, 
this POSET matrix is generated multiple times when all token 
firing interleavings are explored. Additionally, since a different 
geometric region is generated for each token firing interleaving, 
many additional geometric regions are generated by exploring 
all of the token firing interleavings which are going to create the 
same POSET matrix. In order to reduce the number of interleav­
ings explored, the algorithm should only generate the POSET 
matrix in Fig. 10(a) once, and not explore the other token firing 
interleavings that lead to it.
The difficulty is deciding when a token can always be fired 
as soon as it is old enough, and when it must be interleaved so 
it has a chance to be causal. In general, solving this problem 
would require a lot of computation. However, in certain cases, 
interleavings can be eliminated by a structural examination of 
the Petri net. The details of this process are explained in [20]. 
It does not add significant overhead to the POSET algorithm, 
and in some cases drastically reduces the number of regions 
explored.
VII. RESULTS
The POSET algorithm drastically reduces the number of 
geometric regions generated during state space exploration of 
highly concurrent systems. The new algorithm along with the 
optimizations discussed in Section VI has been implemented
Fig. 11. Alpha and Beta examples.
within the CAD tool ATACS and produces very good results as 
illustrated with the parameterized examples in this section.
The first two, the Alpha and Beta examples, are from [5] and 
one stage of each is shown in Fig. 11. Each stage of the Alpha 
example is composed of a single event which can fire repeatedly 
at a given interval and is not effected by any other events in the 
system. In [5], they showed that techniques based on DBM ’s 
(i.e., geometric regions) could only handle five stages of this 
highly concurrent example while their symbolic discrete-time 
technique using numerical decision diagrams could handle 18 
stages in 12 h on a SUN UltraSparc with 256MB of memory. A 
loglog plot of the results from [5] and our results using POSET 
timing on a SPARC 20 with 128 MB of memory is shown in 
Fig. 12. These results indicate that POSET timing can be orders 
of magnitude faster and more memory efficient. Our techniques 
found the reachable states space for 512 stages in about 73 min 
using 112 MB of memory. This simple example clearly has 
only one untimed state regardless of the number of stages, and 
POSET timing can represent the timed state space using only 
one geometric region. Our technique does not find the region in 
its first iteration, however. It first finds a number of smaller re­
gions before finding the final region that is a superset of all the 
rest. Therefore, although its performance is very good, it does 
not analyze the example instantaneously.
One stage of the Beta example is composed of one state bit per 
stage with two events, one to set and one to reset the bit. In [5], 
they showed that DBM ’s could only handle four stages while 
their technique could handle nine stages. A semilog plot of their 
results and ours is shown in Fig. 13. POSET timing can handle 
14 stages in 108 MB of memory in just 16 min. For the Beta ex­
ample, the number of states is exactly 2 " where n is the number 
of stages, so POSET timing could handle an example with 32 
times more untimed states than in [5]. Again, POSET timing is 
able to represent all the timing behavior in this example using 
one geometric region per state. Clearly, the Alpha and Beta ex­
amples are ideally suited to our algorithm, but they are used in 
[5] to demonstrate the weakness of traditional geometric region 
based methods. Also, since these examples do not have multiple 
behavioral places, the performance of our algorithm is no better 
than the performance of the O r b i t s  algorithm [14], [15]. They
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Number of Stages
Fig. 12. Comparative performance for the Alpha example.
are presented here to show the performance of region based time 
representation compared to discrete time approaches.
The next example is a n-bit synchronous counter. The basic 
operation of the counter is that when the clock goes high, the 
next value of the count is determined from the previous value. 
When the clock goes low, the new value is latched and fed back 
to determine the next count. This example has several transitions 
which contain multiple behavioral places in their presets. As the 
size of the counter specification is scaled to more bits, the size 
of the presets of transitions grows. In [19], graph transforma­
tions are described that create a new specification which satis­
fies the single behavioral place restriction allowing verification 
by O r b its  [14], [15]. Table I shows runtimes and regions gen­
erated using ATACS and O r b its  for counters ranging in size 
from two bits to seven bits. The results using different combi­
nations of optimizations in ATACS are indicated in the tables 
as follows: “Geometric” indicates the geometric algorithm pre­
sented in Section III without any optimizations. “PO” indicates 
the POSET algorithm without any optimizations. “Sub/sup” in­
dicates the POSET algorithm with the subset and superset op­
timizations. “Interleaving” indicates that only the interleaving 
optimization is used, and “all” indicates that subsets, supersets, 
and interleaving are used. The last column, “Orbits,” gives the 
results of running O r b its . O r b its  also contains many op­
timizations, all of which are used for this comparison. Entries 
of “mem” in the table indicate that the machine, a 400-MHz 
Pentium II with 512MB of memory, runs out of memory. The
Fig. 13. Comparative performance for the Beta example.
example size is indicated in the first column, where “T” repre­
sents the number of transitions and “P” represents the number 
of places. Runtime comparisons are difficult between ATACS 
and O r b i t s  since ATACS is implemented in C and O r b i t s  
is implemented in Scheme. Although O r b i t s  is run on a com­
piled version of Scheme, which is much faster than interpreted 
Scheme, its runtimes are still degraded by the difference in im­
plementation language. For this reason, differences in regions 
generated are useful to compare the algorithms in an implemen­
tation independent way.
The maximum counter size that O r b its  can analyze is 3 
bits. O r b its  requires 1648 s and 10222 regions to analyze a 
3-bit counter, while the POSET algorithm with all optimizations 
can analyze a 3-bit counter in .07 s and 89 regions. This dramatic 
difference in region count and runtime occurs because the graph 
transformation adds n! new places for each event that has n be­
havioral places. In the 3-bit counter most of the transitions have 
four behavioral places, causing a huge combinatorial explosion 
in the number of regions produced by O r b its . This example 
also shows the impact of the interleaving optimization. For a 
3-bit counter, the interleaving optimization reduces the region 
count from 1627 regions to 89 regions, and allows the algorithm 
to analyze up to a 7-bit counter without running out of memory. 
Since the number of transitions with many places in their pre­
sets is high in this example, eliminating unnecessary token firing
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TABLE I
Results for Counters
Runtimes for counters (in seconds)
geometric PO sub/sup interleaving all Orbits
cnt2 (T = 40, P = 77) .08 .07 .07 .07 .07 5
cnt3 (T = 45, P = 98) 17 2 2 .07 .07 1648
cnt4 (T = 93, P = 215) mem mem mem .73 .73 mem
cnt5 (T = 189, P = 453) mem mem mem 10 19 mem
cnt6 (T = 381, P = 929) mem mem mem 136 136 mem
cnt7 (T = 765, P = 1886) mem mem mem 1945 1945 mem
Regions generated for counters
geometric PO sub/sup interleaving all Orbits
cnt2 (T = 40, P = 77) 211 171 168 57 49 240
cnt3 (T = 45, P = 98) 5687 1627 1620 89 89 10222
cnt4 (T = 93, P = 215) mem mem mem 257 257 mem
cnt5 (T = 189, P = 453) mem mem mem 705 705 mem
cnt6 (T = 381, P = 929) mem mem mem 1857 1857 mem
cnt7 (T = 765, P = 1886) mem mem mem 4737 4737 mem
TABLE II
Results for FIFO’s
Runtimes for FIFOs (in seconds)
geometric PO sub/sup interleaving all Orbits
FIFOl (T = 11, P = 21) .02 .01 .01 .006 .006 .13
FIFO2 (T = 13, P = 29) .06 .03 .02 .02 .02 .78
FIF03 (T = 23, P = 44) 16 1.2 1 .6 .5 32
FIF04 (T = 29, P = 55) mem mem 90 10 7 1346
FIF05 (T = 35, P = 66) mem mem mem mem 78 mem
FIFO6 (T =  41 P = 77) mem mem mem mem 928 mem
Regions generated for FIFOs
geometric PO sub/sup interleaving all Orbits
FIFO l (T =  11, P =  21) 120 56 44 36 29 42
FIF02 (T =  13, P =  29) 341 95 92 65 65 .78
FIFO3 (T = 23, P =  44) 19,872 1814 1092 841 629 2909
FIF04 (T =  29, P = 55) mem mem 34,208 6414 3969 36,758
FIF05 (T =  35, P =  66) mem mem mem mem 21,780 mem
FIFO6 (T =  41 P = 77) mem mem mem mem 121,319 mem
interleavings produces a dramatic reduction in regions and run­
time.
The next example is an asynchronous FIFO composed of 
lazy-active/passive buffers. These buffers perform one commu­
nication on their read port to receive a new data value, followed 
by another communication on their write port to send the value 
on to the next stage. When many FIFO stages are composed 
together the resulting specification has many transitions with 
multiple behavioral places. The results generated for FIFO’s 
ranging in length from one stage to six states are shown in 
Table II. The longest FIFO that O r b i t s  can analyze consists 
of four buffers and requires 36758 geometric regions and 1346 
s. The analysis of a FIFO with four buffers using the POSET al­
gorithm and all optimizations requires 3969 geometric regions 
and 7 s. The POSET algorithm can analyze up to six buffers.
The next example is the two level selector circuit shown in 
Fig. 14. The circuit first receives a request on the ReqA wire. 
This causes module A  to send a request on the SelA  wire. It 
receives a response either on the SAckB  wire or the SAckC 
wire. Module A  then sends a request on either the ReqB or the
Fig. 14. 2 level selector.
ReqC  wires, depending on which response is received for the 
SelA request. Suppose that ReqB is selected. When module B  
receives the request on ReqB, it sends a request on SelB. The 
response determines whether module B  initiates a communica­
tion on ReqOutl or ReqOut2. When its output communication
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TABLE III
Results for Selector Unit
Runtimes for Selectors (in seconds)
geometric PO sub/sups interleaving all approx Orbits
sell (T = 18, P = 31) .3 .25 .1 .03 .03 .03 .6
sel2 (T = 37, P = 76) oom oom 34 11 5 5 152
sel3 (T = 23, P = 44) oom oom oom oom 587 309 oom
Regions generated for Selectors
geometric PO sub/sup interleaving all approx Orbits
sell (T = 18, P = 31) 793 402 187 62 57 58 133
sel2 (T = 37, P = 76) mem mem 8536 4432 1732 1706 5417
sel3 (T = 53, P = 110) mem mem mem mem 51029 40221 mem
is complete, it sends an acknowledge on AckB. This allows 
module A to acknowledge that the selection is complete by 
sending an acknowledge on AckA. This circuit illustrates the 
behavior of the algorithm on specifications with choice. Three 
versions of the example are analyzed. In the first, the B and 
C blocks are replaced with simple handshakes, and only the A 
block is analyzed. In the second, the B block is removed and 
replaced with a handshake. The third version contains all three 
selectors. The results for this example are shown in Table III. 
Since this example has choice, and additional column, “approx” 
is added to the table to show the results when the choice restric­
tion in the POSET algorithm is removed. When the “approx” 
option is used, the algorithm does not check to see of a tran­
sition has a choice place in its preset when computing upper 
bounds in the POSET matrix. A ll of the other optimizations are 
also used with the approximation. In this example and the next 
example, the set of reachable markings found with this approx­
imation is the same as the set of markings found with the exact 
algorithm. There is an improvement in runtime on the order of 
40% when the approximation is used on the largest example. 
This shows that the conflict restriction is adding extra regions 
and degrading performance somewhat, but that the effect is not 
dramatic. If conservative results are acceptable, this approxima­
tion can be used to improve performance. If conservative results 
are not acceptable the runtime penalty to achieve exact results 
is not prohibitive.
Table III also shows that the POSET algorithm in ATACS 
compares favorably with O rb its . O r b its  requires 152 s and 
5417 regions to analyze the two selector version, while the exact 
POSET algorithm with all optimizations requires only 1732 re­
gions. For the full circuit with both B and C blocks included, 
the POSET algorithm completes the analysis, using 51029 re­
gions, and O r b its  runs out of memory and does not complete. 
These results show that even when the algorithm restricts re­
gions when choice places are involved, it still generates many 
fewer regions than O rb its .
The final example comes from the Intel RAPPID design [21]. 
The RAPPID design is a fully asynchronous instruction length 
decoder for the x8 6  instruction set. This design is shown to be 
three times faster while using half the power of a corresponding 
synchronous design from a 400 MHz x8 6  processor. The key to 
the performance is a very efficient synchronization mechanism 
which is called the tagunit. One tagunit is shown in Fig. 15. The 
operation of this circuit is that it can receive a tag from one of 
seven places (Tagitii). If the instruction is ready (InstRdy) and
Fig. 15. The tag unit circuit.
the crossbar is ready (XBRdy), it tags out to one of seven places 
(TagOuti) depending on the length of the instruction (Length). 
The correctness of the tagunit is verified using ATACS and O r­
b it s ,  and the results are shown in Table IV. In order to param­
eterize the example, we verified tagunits of various sizes where 
the size is the number of places from which a tag could be re­
ceived and then transmitted. The tagunit specification contains 
many choice places, and the impact of the choice restriction is 
illustrated using the approximation described previously. The 
result of the approximation in the tagunit is similar to the result 
in the selector. Removing the choice restriction produces ap­
proximately a 40% improvement in runtime for the largest tag 
unit. Unlike the selector, O r b its  completes the largest tag unit 
specification. O r b its  does not fail due to state explosion in this 
example, but ATACS with all optimizations produces approxi­
mately one third the regions that O r b its  produces for all sizes 
of tag unit except size one. This example has fewer transitions 
with large numbers of places in their presets, which explains the 
improved performance of O rb its .
In our experience, ATACS with all of the optimizations per­
forms better than O r b its  in all specifications that have mul­
tiple behavioral places. If a specification does not have multiple 
behavioral places, the ATACS algorithm and the O r b its  algo­
rithm produce identical results.
VIII. Conclusion and Future W ork
Our results clearly show that POSET timing can dramatically 
improve the efficiency of timing verification allowing larger, 
more concurrent timed systems to be verified. The results on 
the Alpha and Beta examples show that the POSET algorithm 
allows region based timing analysis to scale well on highly con­
current examples. The results on the counter example show that 
the POSET algorithm is a dramatic improvement over O r b its
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TABLE IV
Results for Tag Unit
Runtimes for tag units (in seconds)
geometric PO sub/supersets interleaving all approx Orbits
tagl (T = 17, P = 42) 53 1 .6 .3 .2 .2 3.2
tag2 (T = 25, P = 69) mem 37 21 2.2 1.7 1.3 35
tag3 (T = 33, P = 98) mem 101 57 7 5.5 4.1 66
tag4 (T = 41, P = 134) mem 284 149 30 12 9 107
tag5 (T = 49, P = 188) mem mem 278 44 34 22 162
tag6 (T = 57, P = 242) mem mem mem 57 51 37 229
tag7 (T = 65, P = 304) mem mem mem 103 103 69 284
Regions generated for tag units
geometric PO sub/supersets interleaving all approx Orbits
tagl (T = 17, P = 42) 20077 915 629 360 221 221 442
tag2 (T = 25, P = 69) mem 14799 6020 1277 825 718 2751
tag3 (T = 33, P = 98) mem 26330 10630 2228 1493 1283 4816
tag4 (T = 41, P = 134) mem 40937 17481 3412 2352 2007 7409
tag5 (T = 49, P = 188) mem mem 24299 4814 3387 2875 10530
tag6 (T = 57, P = 242) mem mem mem 6450 4235 3903 14179
tag7 (T = 65, P = 304) mem mem mem 8304 6017 5075 18356
when there are a large number of behavioral rules, and the anal­
ysis of the selectors shows that the penalty incurred by the algo­
rithm to exactly analyze specifications with choice is not over­
whelming. Finally the results from the tag unit show that the 
algorithm can be used to successfully analyze real world cir­
cuits, and that it performs significantly better than O r b i t s  on 
such circuits. The POSET algorithm achieves these improve­
ments without eliminating parts of the state space, so it does not 
lim it the properties that can be verified, and the generated state 
space can be used for synthesis.
In the future, we plan to further increase the size and gener­
ality of the specifications that can be verified with the POSET 
method. We plan on adding support for level based specifica­
tions to the algorithm, which will facilitate the representation of 
gate level circuits. Also, our algorithm currently represents the 
state space explicitly, and we are working on applying implicit 
techniques. Our preliminary results show that this can lead to a 
significant improvement in memory performance [2 2 ].
Appendix I
Lemma IV. 1: If o , is causal to oj in a0...n then the inequality:
< r (a*)-l-'l<(ai- i)istrue  for all valid timing assignments
tO (JQ...n .
Proof: We know that the firing of transition a, created the 
token whose firing causes transition a, to fire. This allows us to 
prove the desired inequality, r(a j) < r (a i) + u(a j- 1 ).
r  is valid => t(<x,-_i) < t(T c(<x,-_i, a)) + w(<x/_i) 
{Definition 11.4}
=> T( <7j - 1 ) <  r(<7i) + u { a j - i )
{ui =  Tc{aj-i, a), Definition IV. 1)}
=> T(aj ) < T(ai) + u (aj- i)
{Definition II.4, If r  is valid,
T(aj) =  T(aj- 1)}- ■
6  •a j A TcLemma IV.2: If L(< 
the inequality r (a j) > r(a i)  +  
assignments, r ,  to a.
Proof:
t  is valid A (<jj =  Tc(ak, <?)) - 
{Definition 11.4}.
,a) =  a, in a  then 
is true for all valid timing
(A.1)
Now we need to show that v (o ,) > r(ak) in order to prove the 
inequality. There are two cases to consider. The first is if u* is 
causal to a , in a :
causal(<r, <7i, aj) => a^ =  aj-\ {Definition IV .l}
&k =  aj -i =*• ) =  'r(afc) {Definition 11.4}
The second case is when a* is not causal to a , in a:
-icausal(a, ai, a j) A ai =  TcI 
k < j  — 1 {Definition IV .l}
{Definition II.4 and Definition 11.2}
Before we can prove Lemmas IV.3 and IV.4 from the text, we 
need to prove two support lemmas concerning reorderings. The 
first lemma proves that a firing of a place p cannot be reordered 
to occur after a later firing of p in the sequence. The second 
lemma proves that a transition cannot be reordered to occur after 
any future firings of places in its preset.
Lemma X .l: Given that a  e S, p is a valid reordering of a, 
and L(ai) e P:
Proof: Suppose that a , is a place firing such that L (a j) =
(a^  and-dak e ai+i...j-i: =  L (aj). In words, aj
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is the firing of L(ai) that occurs immediately after a,. The re­
quired set of a>j contains all of the firings necessary for a , to 
fire. Since the net is one-safe and a, occurs before a , , a, must 
be in the required set of a, since a token cannot be added to a 
place until one is removed. Therefore, o , is in the required set 
of a j . Since required sets are transitively closed, any firings of 
L(ai) that occur before a, are also in the required set of a r




Given that a  e S, p is a valid reordering of a,
e • ( T i  A j  >  i => p { ( T j )  >  p { ( T i ) .
Proof: First we show that a transition firing is always in 
the required set of the firings of tokens in its preset that imme­
diately follow it. Formally
G i £  required (aj, a).
Suppose that p is a place in the preset of L(ai). In the sequence 
a, it is the firing o , that removes the token from p before another 
one is created and later fired by the firing of a,. Since the net 
is one-safe, the token fired by a t cannot be placed in p, until 
the previous one is removed by the firing of a*. Therefore, a, 
is in the required set of the firings of places in its preset that 
immediately follow it. By LemmaX.1, and the fact that required 
sets are transitively closed, u* is also in the required set of all 
future firings of places in its preset. Therefore, L(aj) e •a, A
j  >  * => P{<?j) >  p{<?i) ■
Lemma IV.3: Given that a e S and p is a valid reordering of 
a, if a' =  p(a) then a' € S.
Proof: We need to show that VV e a ', <r'x meets the re­
quirements for a sequence to be in S (Definition II.2). First we 
deal with transition firings. The only requirement on transition 
firings is stated in Definition II.2(2). A ll transition firings must 
satisfy the requirement, this is the first case.
Case 1: L(a'x) € T.
We need to show that L(ax) e fi,rable(a'0...x_1). The defini­
tion of firable (Definition II.1) for transitions has two require­
ments. ThefirstisthatL(a^,_1) e •L(a'.,.). This is shown as fol­
lows: Assume that x is the resultofp(ai). W eknowthatL(ai) e 
firable(ao...i-1) since a e S. This implies that L(a i-1) € •ai 
by the definition of firable. Now we can show that L(a'x_1) e 
•a'
(<Ti~i) =  p{(Ti) -  1, Definition IV.3(1)}.
We next need to show that:
£  •a x. 3a', £  <r|v
e a:y+l—x — 1-
This is the second term in the definition of firable. Since this 
condition is true for o,. it is true for ax if no token firing that 
is needed to fire o, in a, can be moved after o'J: in a ', and no 
transition that shares a place, p, in the preset of a, can be moved 
between the firing of p immediately preceding a, in aand a'x in 
<r'. If a token firing is necessary to fire a, then it is in the required
set of a,, therefore, it fires before ax by the definition of a valid 
reordering (Definition IV.3). There are two proof obligations to 
ensure that a transition that shares a place p with L(/j , ) is not 
reordered between the firing of p and a,:
1) No transition that shares a place in the preset of a* and 
occurs after a, can be reordered to occur before a , . This 
is proved as follows:
If a transition firing aj shares a place, p, in the preset of 
a, and fires after a, 1 then there must be a firing of a token 
in p, that occurs between a, and a r  This firing, ak, is in 
the required set of a j . The net is one-safe, which implies 
that a, is in the required set of firings of p that occur after 
cfi in a, since no future firing of p can occur until o , has 
fired to remove the existing token. Therefore, a, is in the 
required set of ak, and also in the required set a, since 
required sets are transitively closed. This implies that aj 
cannot be reordered to occur before a,..
2) No transition that shares a place in the preset of a* and 
occurs before a*, can be reordered to occur between a 
shared place firing and a,. This is proved as follows:
Suppose that ak is the firing of shared place place p, 
which occurs before a*. Lemma X.2 shows that no tran­
sition can be reordered to occur after a firing of a place in 
its preset. Therefore, if ak is a firing of the shared place 
p, any transition firing, a r  that has p in its preset cannot 
be reordered after ak. This shows that no transition that 
shares a place in the preset of a* and occurs before o , , can 
be reordered to occur between a shared place firing and
(Ti.
This shows that L(ax) e fi,mble(a'0...x_1). The next two 
cases deal with the requirements placed on token firings by Def­
inition II.2.
Case 2: L (ax) e P: We need to show that either L(ax) is in 
M 0 and ax is the first firing of L(ax) or that there is a transition 
firing to create the token. The firing ax is created by reordering 
some firing a, from the original sequence a. Since a  e S, ai 
is either the first firing of an initially marked place or has its 
token created by a transition. We can prove that this condition 
also holds for all ax by showing the following:
1 ) If ai is the first firing of an initially marked place then ax 
is the first firing of an initially marked place.
2) If a, is not the first firing of an initially marked place then 
there is a transition firing to create the token fired by ax.
The first condition is proved directly using Lemma X.1 and 
the definition of reordering. The lemma states that the firing of 
a place p cannot be reordered to occur after a later firing of 
p. The definition of reordering requires that L(ai) =  L(ax). 
Therefore, if a, is the first firing of an initially marked place 
and ax is the reordering of o , then ax is the first firing of an 
initially marked place.
The second condition is more complex. We know that o, has 
a transition to create its token since a  e S. We need to show that 
this transition is also there in the reordering to create the token 
for ax. Formally:
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This requires that the transition firing that created the token is 
not reordered after ct, and that no place firing that uses the token 
created by a t is reordered to occur between ct, and ct,. The 
reordering restriction on the transition firing is guaranteed by 
the definition of a valid reordering.
aj £ required (ai, a) => p(aj) < p(a{) {Definition IV.3}.
We now need to show that no place firing which fires a , ’s 
token can be reordered to occur between a, and the transition 
firing, Oj. that creates the token firing in o ,. If a place firing, 
a j, is going to use the token, then L ia ,) =  L (ak). As shown in 
Lemma X .l, if k > i, a,i e required (ak, a) so ak cannot be 
reordered to occur before ct*. This means that any firing occur­
ring after a, is eliminated. The only token firing that would not 
have to violate Lemma X. 1 to be reordered between oj and o, 
is the firing of L(ai) immediately preceding a,, which we call 
ak. This firing could be reordered between ct, and a, without 
forcing token firings out of order. However, since the net is 
one-safe, this cannot happen. Since ak is the firing of L ia ,)  im­
mediately preceding o,. a j is the only firing of transition L(oj) 
that occurs between ak and o ,. Since the net is one-safe, this 
implies that the firing of ak must occur before the firing of ct, 
since it is necessary to remove the token from L ia,/) before an­
other one can be created by the firing of L(aj). Therefore, no 
token firings which use the token needed by a, can be reordered 
to occur between aj and o , .
We now need to prove that the remaining condition from Def­
inition II.2 is met.
Case 3: L(a'x) e P, we need to show that
L (ax) e P  A firable(a'0...x) ^  0  =>
L Wx+i) e firable(a'0...x).
If the firable set of the subsequence ending in o, is nonempty 
in ct, it is followed by a transition firing ai+1. Since ct,+1 al­
ways follows cr* in a valid reordered sequence, any firing which 
has a nonempty firable set in a  is followed by a transition in a '. 
Therefore, if no token firing that has an empty firable set in ct 
has nonempty one in a ' , the requirement is satisfied. Now we 
need to show that in a valid reordering it is not possible for a 
token firing to have an empty firable set in a  and a nonempty 
one in a '. Since transition firings and their causal token fir­
ings are reordered consecutively, if a token firing, ct, has an 
empty firable set in ct, and the result of its reordering, o '.. has 
a nonempty firable set in a ' , then any transition in the firable 
set of ct'. is not the same transition that actually consumes the 
original token firing in ct. This can only occur if the sequence is 
reordered in such a way that choices are resolved differently in ct 
and ct'. The definition of a valid reordering (Definition IV.3(3)) 
forces all choices to be resolved in the same direction in a  in 
ct'. Therefore, L(a'i ) e P  A fi,ra,ble(a'0...i ) 7  ^ 0 => L(a'i+l) e 
fi,raMe(a'0...i)  holds.
We have now shown that ct' e S  ■
Lemma IV.4: If eausal(a, ai, a j) and p is a valid reordering 
used to map ct to ct', then causal(a', a '^ cr.^, a '^ cr.^)
Proof: Definition IV. 3(2) states that L(ctj) p(&i)
=  p(ai- 1 ) + 1. Therefore, the last token in the preset of o, to 
fire is in the same place in both sequences. Now we just need 
to show that aj =  Tc(ai- 1 , ct) => a'p{sj) =  T ^ a '^  ^ ,  ct'). If 
aj =  Tr(a, i-a), then it is in the required set of ct, and can 
not be reordered to fire later than ct,. This satisfies the first con­
straint of Definition II.3. Now we need to show that no other 
transition firing in the preset of ct,_i can be mapped between 
ctj  and ct,_i . Since the net is one-safe, if there are two or more 
transitions in the preset of a place, p, there must be choice places 
somewhere in the net to prevent all of them from firing in the 
same iteration through the net and placing multiple tokens in 
p. Once a transition in the preset of p has fired, no other tran­
sition in the preset of p is in the firable set of any token firing 
until after the token in p has been removed, otherwise the net 
would not be one safe. Also, as shown in the previous lemma, 
no place firing ak \ L (ak)  =  L(a;t- 1 ) can be reordered to occur 
between ( and c ;,_ i. Therefore, there is no valid reordering of 
the firing sequence where ct^s ^  Tc(a'p^ _ ^ ,  ct'). Therefore, 
causal(a', , a '(n(a ))) is true for all valid reorderings. ■
In order to prove the two theorems, additional definitions are 
necessary. The first definition specifies the timing assignment 
Tminv where each event occurs at the earliest possible time.
Definition IX.1: Define the min_valid timing assignment 
(Tminv) to a sequence a0...n recursively as follows.
Vct^ € ct:
Tminv^i) =  l(ai),
2) L(ai) £ PA
Tminv(&i) —
max(Tminv(Tc(ai, a)) + l(a{), Trtlinv(ai—i))',
3) L(a,i) 6 T rminv(ai) = Tminv(ai—i).
This definition follows from the definition of valid timing 
assignment. Transitions always fire simultaneously with their 
causal place, so their minimum firing times are determined by 
the minimum firing times of this place. The minimum firing 
times of places are determined by when their tokens are created 
and by the other firings preceding them in the sequence. Since 
the firing order of the sequence must be reflected by the timing 
assignment, a place cannot fire before the minimum valid firing 
time of all places preceding it.
The definition for the maximum valid timing assignment re­
quires examining previous events to determine the maximum 
timing assignment allowed by the net. It also must examine fu­
ture events in order to determine the maximum firing time al­
lowed by the sequence. In order to prevent a circular definition, 
the maximum valid timing assignment is defined in two parts. 
The first part creates a timing assignment that allows all tokens 
to fire at the latest possible time after they are created and ig­
nores sequence order. This timing assignment is not valid and 
is called rmax. The second part enforces the sequence order and 
creates a valid timing assignment, r,
Definition IX.2: Define the maximum timing assignment 
(imax) to a sequence a0...n recursively as follows.
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W<ji <E a:
=  7"max(^c(cr^  ^))
3) L(<7i) £ T  =$• Tmax((J^ =  Tmax((J^_ )^.
Definition IX.3: Define the max_valid timing assignment 
rmaxv) to a sequence a0—n as follows:
Va,; e a: rn ^a j).
These definitions also follow directly from the definition of a 
valid timing assignment. Transitions always fire simultaneously 
with their causal place, so their maximum firing times are de­
termined by the maximum firing times of this place. The max­
imum firing times of places are determined by when the token 
in the place is created by its causal transition, and by the other 
firings occurring after it in the sequence. Since the firing order 
ofthe sequence must be reflected by the timing assignment, the 
maximum valid timing assignment to a place firing is limited by 
the maximum valid timing assignments of all firings following 
it. These definitions allow us to prove upper and lower bounds 
on the times between transition firings that are possible over all 
valid reorderings of a firing sequence.
Theorem IV.l: For any firing sequence a  e S that has a 
valid timing assignment, if o , is causal to o j , and oj does not 
have a choice place in its preset {~^3ak: »aj n  »ak 0), there 
exists a firing sequence a' e S for which there is a valid timing 
assignment t' where t'{a[p(lTi))) + u (a j- 1 ) =  t'{{a[p(tTj))).
Proof: Definitions IX.3 and IX.2 state that this equation 
can always be satisfied for any a  where a, is causal to a t unless 
there is some ak that limits the maximum firing time of a,j. A 
firing ai; limits that maximum firing time of a,j if it fires after a,j 
in a  and has a lower maximum valid firing time than o j . Since 
a j is a transition, it must fire at the same time as its causal token 
firing <Tj_i. A ll firings limiting the firing time of a,j are actually 
limiting the firing time of a j  _ i and must be moved to fire before 
a j- 1 . We need to show that we can create a reordering p which 
generates a sequence where all such firings are moved before the 
firing of O j- i. Since oj has no choice places in its preset and 
<yj _ i is in the preset of a r  only requirement (1) of Definition 
IV.3 applies to the order of firings relative to a j- i. Therefore, 
we can move all ak: a j ^  required(ak) before the firing of 
a j- 1 . We create a reordering p where
(k =  j ) V a j £  required (ak)V 
This implies the following in a sequence a' =  p(a) where
Any firing that occurs after a'x (which is the reordered aj)  in the 
new sequence either did not lim it the firing time of aj in a  or 
requires a t to fire. A ll of the events that have a'x in their required 
sets can now be given timing assignments that do not lim it the 
firing time of a'x because a'x must fire before they can fire, and 
moving its maximum valid timing assignment later also moves 
theirs later. Since no firings that lim it the firing time of a'x occur 
after a'x, this can always be done without violating the ordering 
constraint. Therefore, there exists a firing sequence a' e S for 
which there is a valid timing assignment i ' where j
+ u{aj-1)=T '{a '(Ai7j))). U
Theorem IV.2: For any firing sequence a e S that has a 
valid timing assignment, if o , is a transition firing in a, there 
exists at least one place firing L{oj) e *o , for which in some 
firing sequence a' e S constructed from p there exists a valid
y > x => ax € required (a  '
> maxv V-1- cW x - n ° ') )+ u Wx-i)-
timing assignment r ' in which T,(a ,^ T^ rT. + l(a j- 1 ) =
Proof: The proof of this theorem is similar to the proof 
of the Theorem IV.1. The goal is to move any firings that are 
limiting the minimum firing time of a, to fire after a,. Since the 
firing time of a transition is determined by the preceding token 
firing, we are again dealing with the firing time of the token 
firing ai- 1 . Since this time we are trying to move firings to occur 
after o , instead of before o,. Definition IV.3(3) does not restrict 
the possible reorderings relative to a,. Also any event that fires 
after a, cannot be in the required set of any event firing before 
a, since a  e  S. Therefore, all events firing before o, that are not 
in the required set of o, and lim it the minimum firing time of o, 
can be reordered to fire after o , . When this is done, only events 
in the required set of a, lim it its minimum firing time. Since all 
of the token firings necessary to fire a, are in its required set, 
there is at least one token for which a, can fire at its minimum 
firing time. ■
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